



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/681,327	03/19/2001	Jack Robert Smith	BUR92000098US1	9570

7590 04/08/2004  
Dillon & Yudell LLP  
P.O. BOX 201720  
Austin, TX 78720-1720

EXAMINER
----------

VO, TED T

ART UNIT	PAPER NUMBER
----------	--------------

2122

DATE MAILED: 04/08/2004

14

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/681,322

Applicant(s)

SMITH ET AL.

Examiner

Ted T. Vo

Art Unit

2122

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 19 March 2004.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-5 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1-5 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

1. This action is in response to the Declaration filed on 3/19/04.

The amendment filed on 09/05/2003 is considered in this action. Claims 1-5 were amended and Claims 6-20 were canceled.

The rejection under 35 U.S.C. 102(a) as being anticipated by Chou et al., "Instruction Path Coprocessors", ACM, May 2000, is withdrawn because Applicants have submitted the Exhibit and Declaration to swear behind this reference of Chou. However, the amendment filed on 09/05/2003 necessitated the new ground(s) of rejection presented in this Office action, given in sections 3 and 5 below. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).  
Claim 1-5 are pending in the application.

***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

3. Claims 1, 3-5 are rejected under 35 U.S.C. 102(a) as being anticipated by Chou et al., "Instruction Path Coprocessors", Carnegie Mellon University, Department of ECE, March 2000.

Given the broadest reasonable interpretation of followed claims in light of the specification.

As per claim 1:

Regarding claim limitation:

Chou discloses, "A data processing system, comprising:

*A system memory for storing legacy code (see Figure 1, page 2, 'object code' and the rectangular box embedded with object code: 'memory');*

*a central processing unit (CPU) (figure 1, 'Execution Engine');*

*a code-optimizing coprocessor (see Figure 2, page 5, 'Core Processor') in communication with said system memory and said CPU, wherein said code-optimizing coprocessor generates a plurality of optimized code (see Figure 2, page 5, the Core Processor uses I-COP to generates internal code: 'a plurality of optimized code') from said legacy code to be stored within said system memory while said CPU is executing said legacy code (where 'internal code' is optimized from object code/legacy code; and in one embodiment, Chou discloses modification is done at runtime, concurrent with code execution (page 271, left-hand column, second paragraph), wherein said plurality of optimized code is more optimized for execution within said CPU (page 2, the second full paragraph, 'the modified code can be buffered for repeated execution') than said legacy code; and*

*means for switching an execution of said legacy code by said CPU to an execution of said plurality of optimized code, in response to an encounter of a switch point"* (In an embodiment, the dynamic execution (Figure 1, page 2), Chou discloses a context switch that is invoke at runtime execution of the optimization (Page 17, first paragraph); In another embodiment, the I-COP proposal (Figure 2, page 5), Chou discloses the execution with I-COP provided interrupt, selective invoking at runtime execution of the optimization (Page 3, first full paragraph); Chou discloses the I-COP can selectively execute I-COP ('optimized code') only the appropriate optimization (Page 3, last line) .

As per claim 3: Chou teaches the coprocessor that comprises I-COP Slice 0-n (see Figure 3, page 6, 'a translation look-aside buffer') that stores I-COP instructions 'optimized code', and the mechanism (Figure 3) of fill buffer, Task Queue, (PTE) for optimizing code in the I-COP slice 0-n (see page 6, section 2.3: 'I-COP Implementation').

As per claim 4: Chou teaches, "*The data processing of claim 3, where said CPU further comprises a program counter, wherein said code-optimizing coprocessor alters said program counter to point to said PTE for said plurality of optimized code after said PTE has been generated for said plurality of optimized code in said TLB, thereby causing said CPU to automatically utilized said plurality of optimized code in lieu of said legacy code*" (see page 3, last line to page 4, first line, 'I-COP can selectively execute the I-COP to invoke only the appropriate optimization').

As per claim 5:

Chou discusses the L1 cache and L2 Cache as parts of processor hardware for storing fetched instructions (see page 12, third paragraph of section 4.1, 'L1 data cache' and 'L2 data cache').

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

A person shall be entitled to a patent unless –

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chou et al., "Instruction Path Coprocessors", Carnegie Mellon University, Department of ECE, March 2000, in view of Endo et al., (US 6,615,303).

Given the broadest reasonable interpretation of followed claims in light of the specification:

Art Unit: 2122

As per claim 2: In both dynamic execution (Figure 1, page 2) and I-COP proposal, Chou discloses legacy code (Object code) which is optimized and stored in an internal code area/ I-COP data memory/I-COP slice 0-n buffer (see Figure 3, page 6). The teaching covers the switching mechanism that is recited in claim 2, *"The data processing of Claim 1, where said data processing system further includes a switch point table for storing said switch point and other switch points, wherein said switch points identify specific instructions within said legacy code at which execution can be switched from said legacy code to said plurality of optimized code with out any change to an architectural state of said CPU",*

Chou discloses switching mechanism as 'interrupt' and 'selectively and adaptively invoked at run time' between object code (Legacy code) and modified code (optimized code) as addressed in the action of claim 1.

However, Chou does not address *"a switch point table for storing said switch point and other switch points"*.

Endo disclose an OS context switching (Endo: FIG.5) and an interrupt address table (Endo: FIG.6) for handle a plurality of operating systems (Endo: column 3, lines 5-7).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to include switch table in a switching execution as shown in the teaching of Endo into switching mechanism for handling multi tasks. The motivation is provided for conforming to a standard processor multitasking, particularly in interrupts handling with a tabular manner, for easing addresses management.

### **Conclusion**

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of

this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ted T. Vo whose telephone number is (703) 308-9049. The examiner can normally be reached on Monday-Friday from 8:00 AM to 5:30 PM ET. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Dam, can be reached on (703) 305-4552.

The fax phone numbers:


(703) 872-9306 (for formal communication intended for entry);

(703) 746-5429 (for informal or draft communication, please label "PROPOSED" or "DRAFT").

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.

TTV

April 1, 2004



**WEI Y. ZHEN**  
**PRIMARY PATENT EXAMINER**